This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.


As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

roadMX

Key architectural features for communications performance


August 20, 1999

Major Operation Codes



SuperSpring

■ Decouples Access from Execution




SuperThread

- Simultaneous Multithreading
- Expensive resources (\$, X, E, T) shared among threads
- improves utilization of resources
 - Cheap resources (A, B, L, S) dedicated per thread
- keeps branch latency low
- enables multiple front-end architectures

SuperWide

- Memory operand in read-only cache
- Full width register operands
- Full width register result
- Peak utilization of data path bandwidth and flexibility

nstruction Formats



			_	
0	imm	18	11 0	immi
17			12	ڍ
24 23 18 17	rd	9	24 23 18 17	נ
31 24	major	8	31 24	roiem
• 4		•	` 1	

		1		
0	imm	12	5 0	minor
11	ni	1	11 6 5	ф
17 12 11	rc	9	17 12 11	ည
24 23 18 17	rd	9	24 23 18 17	5
31 24	major	8	31 24	major
C.A		l	CA	

	Га	9
6 5		
	5	9
11		
12		
	5	9
17		
18		
·	г	9
23		
24		
	'n	
	major	ω
	_	
3		
	~	

9

9

9

ဖ

ω

Address Instructions

- I Fixed-point operations over 64-bit addresses
- Add, Subtract, Set-conditional
- Boolean: 2-operand, MUX
- Shift immediate
- Shift left immediate add
- Compare

MicroUnity

Load, Store, Sync Instructions

- Attributes
- type: signed, <u>Unsigned</u>
- ♦ size: 8, 16, 32, 64, 128
- ◆ alignment: Aligned, unaligned
- ◆ordering: <u>Little-endian</u>, <u>Big-endian</u>
- Synchronization: 64 A
- add-, compare-, mux-swap; mux
- Addressing forms
- register + shifted immediate
- register + shifted register

Synchronization

- Aligned octlet operations
- Add-Swap
- load mem->reg, add reg+mem->mem
- ◆ Compare-Swap
- load mem->reg, compare reg<->reg, if equal, store reg->mem
- ◆ Mux-Swap
- load mem->reg, mux:mask,reg,mem->mem
- **▼** Mux
- load mem, mux:mask,reg,mem->mem

Branch Instructions

B.LINK, B.LINK.

Procedure call

Unconditional

Procedure return, switch

B.DOWN

Gateway return

B.BACK

Exception return

Interrupt wait

B.HALT

Instruction-fetch wait

B.BARRIER

Branch conditional

Branch hint


Branch gateway

Branch Conditional

- Floating-point: F16 F32 F64 F128
- ◆ B.E.F, B.LG.F, B.L.F, B.GE.F
- Homogeneous Coordinates: 4xF32
- **♦ B.V.F, B.NV.F, B.I.F, B.NI.F**
- ◆ Visible: line within viewing cube
- Invisible: line outside viewing cube
- Fixed-point: 128 bits
- ◆ B.E, B.NE, B.L, B.GE, B.L.U, B.GE.U
- ◆ B.AND.E.Z, B.AND.NE.Z
- ◆ B.E.Z, B.NE.Z, B.L.Z, B.G.Z, B.LE.Z, B.GE.Z

Branch Hint

- Hints for loops, switches, methods
- Fully interruptible



- B.HINT.I b,c,t
- B.HINT b,c,rd
- Branch at b is likelyc times, to t/rd, then is not likely.

August 20, 1999


Branch Gateway

■ Gateway

- ◆ level 0 to 2
- ◆ secure entry
- data pointer
- stack pointer


■ Code

- LI64LA dp=dp,off
 - LI64LA Ip=dp,0
- B.GATE (lp=dp,lp)
- LI64LA dp=dp,8
- SI64LA sp,dp,off
- LI64LA sp=dp,off



Data pointer

- Memory pool for literals, statics
- procedures may share pool
- items sorted by size
- smallest items near dp
- All items aligned to size



Procedure call conventions

■ Compatible with dynamic linking

Register 63 (sp) is stack pointer

Stack space allocated for parameters by caller

Up to 8 parameters passed in registers 2-9

Register 0 (Ip) loaded with procedure address

Register 1 (dp) loaded with data pointer

To enter: BLINK lp=lp

Register 2 contains return value

■ To return: B lp

Procedure Call Structure

Caller (non-leaf):

ADDI sp,-size SI64LA lp,sp,off SI64LA dp,sp,off

B.LINK.I callee

LI64LA lp=dp,off LI64LA dp=dp,off B.LINK lp

... LI64LA dp=sp,off

LI64LA Ip,sp,off ADDI sp,size B Ip

■ Callee (leaf):


0

allocate stack space
save link pointer
save data pointer
use data pointer
use data pointer
use data pointer
load callee code address
load callee data pointer
call procedure
data pointer not available
reload data pointer
use data pointer
use data pointer
use data pointer
reload link pointer
reload link pointer
reload link pointer

args in reg, use data pointer # return to caller

Group Instructions

- Fixed-point operations over 128-bit operands with 8..128 bit symbols
- Add, Subtract, Set-conditional
- 3-operand Add/Subtract
- Add/Subtract Halve, Limiting
- Boolean: 3-operand, MUX
- Shift left immediate add
- Compare



Group triple operand

- Reduces latency for common arithmetic operations
- Group triple add/subtract
- $\bullet rd_{128} = rd_{128} \pm rc_{128} + rb_{128}$
- ◆8-128 bit symbols
- Group shift 1-4 and add/subtract
- matches load/store with shifted index
- Group triple boolean immediate
- $+ rd_i = f(rd_i, rc_i, rb_i), i=0..127$
- ◆8 immediate bits specify f

Typical beelean functions

dcb

10000000

128

dc b

11101010

234

d|c|b 1111110

254

d?c:b 11001010

202

150

■ d^c^b 10010110


August 20, 1999

X: Crossbar Instructions

- Deposit, Withdraw
- Extract, Expand, Compress
- Swizzle, Select, Shuffle
- Shift
- Shift-Merge
- Rotate
- Wide Switch

Crossbar field

fsize, shift (or spos/dpos)




August 20, 1999


22


Crossbar field

■ withdraw



■ deposit





Crossbar extract contro

immediate control fields

◆2 size 8, 1(


8, 16, 32, or 64 bits

1 saturate signed, unsigned

floor, ceil, zero, even ◆2 round

▶2 shift

0-3 bits from right



Crossbar extract

$$rd_i = (ra_{128} \mid | rb_{128})_{f(rc_{32,i})}, i=0..127$$

extract w/register operand control

■ register specifies:

3 fsize field size

dpos destination position

gssp group size and source position

s signed vs unsigned

1 n (re


(real vs complex)


extract vs merge (or mixed sign) saturation vs truncation

2 rnd rounding

Cressbar extract contro








5

(fsize >< dpos

26


Crossbar Select bytes

■ X.SELECT.8 ra=rc,rd,rb




4-way shuffle bytes within hexlet


■ XSHUFFLEI.128 rd=rcb,8,4



4-way shuffle bytes within triclet

■ XSHUFFLEI.128 rd=rc,rb,8,4





Ensemble Instructions


■ Multiply


- ◆ Fixed-point
- size-doubling
- **■** extract
- ◆ Floating-point
- ◆ Complex
- Polynomial
- Galois Field
- Convolve
- ◆ Multiply-add
- Scale-add
- Multiply-sum


Floating-point

- Add, Subtract, Divide, Sum
- Inflate, Deflate, Float, Sink
- Reciprocal Estimate
- Reciprocal Square Root Estimate
- Fixed-point
- Sum
- Log-most

Multiply









Ensemble multiply

$$rd_{128} = rc_{64} * rb_{64}$$



Insemble multiply


 $rd_{128} = rc_{64} * rb_{64}$



MMX PMADDWD




 $rd_{128} = rc_{64} * rb_{64}$




Ensemble multiply extract


$$rd_{128} = rc_{128} * rb_{128}$$





Ensemble multiply add extract



Ensemble multiply extract










Ensemble multiply add extract













Ensemble multiply add extract complex





Ensemble multiply extract complex

MicroUnity




Ensemble multiply add extract complex






Ensemble scale add extract




Ensemble scale add extrac

■ ra₁₂₈ = rd₁₂₈ * rb_{size} + rc₁₂₈ * rb_{size}




Ensemble scale add extract complex






Insemble convolve

 $rd_{128} = rc_{128} * rb_{64}$



Ensemble convolve extrac





46

rd(128)

Ensemble convolve complex

 $rd_{128} = rc_{128} * rb_{64}$






rd(128)

Ensemble convolve floating-poi

 rb_{128}


*

■ rd₁₂₈ = (rc | |rd)₂₅₆




Ensemble convolve complex floating-point


rb₁₂₈ * $|rd_{128} = (rc | |rd)_{256}$



Ensemble multiply floating-point









Ensemble multiply floating-point complex

■ rd₁₂₈ = rc₁₂₈ * rb₁₂₈



Ensemble multiply Galois





■ Wide Multiply Matrix

■ Wide Switch


■ Wide Table


Wide size and shape

- operations up to 128x128
- I full size not always required
- optional bits set in address
- sets operand size
- sets operand width
- operand aligned to specified size
- smaller size may use fewer cycles
- to load operand cache
- to perform operation

Wide multiply matrix








Wide multiply matrix complex









August 20, 1999


Wide multiply matrix extract



58

Wide multiply matrix extract






August 20, 1999

ra(128)


128


Wide multiply extract complex







Wide multiply matrix extract immediate







Wide multiply extract immediate complex




65





Wide multiply matrix floating-point












August 20, 1999

Wide multiply matrix complex floating-point


* rb₁₂₈ $rd_{128} = m[rc]_{64*128/size}$



August 20, 1999

Wide multiply matrix polynomia






August 20, 1999

rd(128)

Wide multiply matrix Galois






Wide switch



 $J(i) = m[rc]_{7w+i,6w+i,5w+i,4w+i,3w+i,2w+i,w+i,i}$

 $|ra_{i}| = (rd | |rb)_{j}, i=0..127$

Irc specifies address and w




Wide Table

■ Table lookup

msize: total table size

wsize: table width



• qsize: Group size (table granularity)

$$\blacksquare j(i) = b_{\text{lvsize-1+i..i}}^{\text{wsize+ilwsize-1..0}}$$

■ rc specifies address, msize, wsize



Summary

- Order-of-magnitude multiply performance increase
- matrix multiply
- ◆ convolve
- Wide switch: bit permutation
- Wide select: table lookup


Broad MXTM VS. MMXTM

Convolve Extract

- 64 Multiplies
- 56 Adds
- ▶ 8 Extract w/round


■ MMX Instructions

- **◆ 16 MOV**
- ◆ 16 PMADDWD
- 12 PADDD
- ◆ 8 PSHW
- 4 PSHR
- 2 PACK
- 58 total




DES decryption

CBC (Cypher Block Chaining) decrypt uses parallelism between blocks



- DES decrypt
- ◆ E expansion
- + + key xor
- S substitution
- ◆ P permutation
- + data xor



Software DES

Optimizations


- 2 blocks/register
- 4 blocks at once
- ◆ distribute E
- ◆ combine + +

■ Code

K,+ L.128, G.XXX S W.TRANSLATE PE W.SWITCH

■ Performance

- 52 cycles/4 blocks (Kn-1+Kn-3)*€
- ◆ 985Mbps@200MHz
- ◆ 10x per clock over fastest sw DES




Software DES

- DES standard at end of 20 year life
- brute-force code-breaking
- \$10000 RSA DES Challenge
- Electronic Frontier Foundation (EFF)
- ◆ 56 hours to crack
- \$200k to design and build
- FIPS standard expire this year
- Handles DES extensions
- larger keys, bigger S-boxes
- more rounds, larger blocks
- soft S-boxes and P-boxes
- AES standard in development
- 15 official candidates
- new standard unpredictable

Instruction bandwidth for cable modem





MicroUnity

Software tools

- Compiler-based development tools
- ◆C, C++ compiler
- ■intrinsic functions, function inlining
- ■register allocation, code scheduling
- ■future: automatic parallelisation
- object-module tools
- ■linker, libraries, debugger
- OS: RT microkernel, Linux
- DSP libraries
- Sophisticated tools
- Mathematica: symbolic verification
- **■**GOPS: cross-development library





■ Key code examples

signal

◆ graphics

◆ channel

■ Architectural review

■ Microarchitectural features

■ Wide architecture